Drain Current Models for Single-Gate Mosfets & Undoped Symmetric & Asymmetric Double-Gate SOI Mosfets And Quantum Mechanical Effects: A Review

نویسنده

  • SUBHA SUBRAMANIAM
چکیده

In this paper modeling framework for single gate conventional planar MOSFET and double gate (DG) MOSFETS are reviewed. MOS Modeling can be done by either analytical modeling or compact modeling. Single gate MOSFET technology has been the choice of mainstream digital circuits for VLSI as well as for other high frequency application in the low GHZ range. The major single gate MOS modeling methods are reviewed and compared. First generation to fifth generation MOS models like BSIM & PSP are compared. The use of multiple gates has emerged as a new technology to replace the conventional planar MOSFET when its feature size is scaled to the sub 22nm regime. Double Gate devices seem to be attractive alternatives as they can effectively reduce the short channel effects and yield higher current drive. DGFETS are classified as Symmetric Double Gate FETs (SDGFET) and Asymmetric Double Gate FETs (ADGFET). This paper covers the fundamentals of SDGFETs and ADGFETs. Drain current models for single gate MOSFETs, SDGFETs and ADGFETs are reviewed. In the Double gate MOS era the dominating quantum mechanical effects which has to be considered in two dimensional modeling are also discussed. The comparisons of drain current models for Symmetric and Asymmetric Double gate MOSFETs are done and shown with the results like limitations of the models. A brief summary of the review work is provided. The result shows a greater demand in the field of Asymmetric Double gate modeling which can be extended for circuits like SRAM and RF amplifier design. The premier quantum mechanical effects which should be included in model development for below 22nm devices are listed.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Simulation of Asymmetric Doped High Performance Soi- Mosfets for Vlsi Cmos Technologies

Asymmetric halo and extension implantations are examined by simulation for their usability in 45 nm and 32 nm-technology high performance SOI-MOSFETs. Tilted implantations from the source side show higher saturation currents and lower drain overlap capacitances, which improve the intrinsic MOSFET power delay product. Furthermore the asymmetry leads to an inverter chain speed benefit. The strong...

متن کامل

A Carrier Based Compact Model for Long Channel Undoped and Doped Body Symmetric Double Gate MOSFETS

Double gate MOSFET is widely used for sub-50nm technology of transistor design .They have immunity to short channel effects, reduced leakage current and high scaling potential. The single gate Silicon–on-insulator (SOI) devices give improved circuit speed and power consumption .But as the transistor size is reduced the close proximity between source and drain reduces the ability of the gate ele...

متن کامل

Ultimately Thin Double-Gate SOI MOSFETs

The operation of 1–3 nm thick SOI MOSFETs, in double-gate (DG) mode and single-gate (SG) mode (for either front or back channel), is systematically analyzed. Strong interface coupling and threshold voltage variation, large influence of substrate depletion underneath the buried oxide, absence of drain current transients, degradation in electron mobility are typical effects in these ultra-thin MO...

متن کامل

Nano Scale Single and Double Gate SOI MOSFETs Structures and Compression of Electrical Performance Factors

With the scaling of MOSFETs in to sub-100nm regim, Silicon – on – Insulator (SOI), single gate (SG) and double gate (DG) MOSFETs are expected to replace tradional bulk MOSFETS. These novel MOSFETs devices will be strong contenders in RF applications in wireless communication market. This work is concerned about the device scaling and different design structures of nano scale SOI MOSFETs. The co...

متن کامل

3D Quantum Numerical Simulation of Horizontal Rectangular Dual Metal Gate\Gate All Around MOSFETs

The integrity and issues related performance associated with scaling Si MOSFET channel length promotes research in new device SOI, double gate and GAA MOSFET. In this paper, we pr novel characteristic of horizontal rectangular gate MOSFETs with dual metal of gate we obtained using SILVACO TCAD tools. We will also exhibit some simulation results we obtained relating to the influence of some para...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013